PRELIMINARY

16-SEGMENT X 15-Digit VFD CONTROLLER / DRIVER

■ GENERAL DESCRIPTION

PACKAGE OUTLINE

The **NJU3426** is a VFD (Vacuum Fluorescent Display) controller/driver to dynamically drive up to 16 segments x 15 digits. It consists of display data RAM, an address counter, command registers, a serial interface and high voltage drivers. The direct control from the MPU and high voltage drivers of 45V make the **NJU3426** well suited for various VFD displays.





- Directly Drives 16-segment x 15-digit
- High VFD Driving Voltage $: |V_{DD}-V_{FDP}|=45V$
- Display Shift Function
- Programmable Duty Ratio for Timing Signal
 :2/16, 4/16, 6/16, 8/16, 10/16, 12/16, 14/16, 15/16 duty
- Display ON/OFF Control Function
- Display Data RAM : 30 x 8-bit
- Built-in Oscillator (Formed by Connecting an External Ceramic Resonator)

:OFP48-P1

- 8-bit Serial Interface
- Power-ON Reset Function
- Operating Voltage :3.0 to 5.5V
- C-MOS Technology
- Package Outline

BLOCK DIAGRAM

 S_0 to S_{15} T_0 to T_{13} V_{DD} High Voltage Driver High Voltage Driver Vss V_{FDP} Segment Data Latch **Timing Counter** Duty Address Counter Address Counter Initial Character Counter Address Counter **Display RAM** Character 30 x8-bit Timing Counter \bigcirc XT OSC 🔿 XTb Instruction Decoder SI REST RSTb SCK Serial Buffer CSb

New Japan Radio Co., Ltd.


02/08/29

FUNCTION DESCRIPTION

(1) ADDRESS COUNTER

The address counter indicates the "Display data RAM address", in which the display data will be transferred and stored. For the data transmission, once an initial RAM address is determined, the display data can be continuously transmitted without setting the RAM address each time. When the upper 2 bits (B7 and B6) of the 1st word are "0,0", the lower 5 bits (B4 to B0) are recognized as RAM address data. And, the 2nd word is recognized as display data, which will be stored in the RAM address designated by the 1st word, and simultaneously the RAM address is counted up by an auto-increment operation.

The "Display data RAM address", which can be specified by the 1st word, ranges from "0,0,0,0,0" ($00_{\rm H}$) to "1,1,1,0,1" $(1D_{\rm H})$. However, the auto-increment keeps counting up to "1,1,1,1,1" (1F_H) every display data transmission because of the 5-bit address counter, and finally the RAM address wraps to "0,0,0,0,0" (00_H) and begins counting up. Note that the display data, stored in the RAM address of "1,1,1,1,0" (1E_H) and "1,1,1,1,1" (1F_H), is ignored in this sequence.



DISPLAY DATA RAM ADDRESS

: These display data is ignored.

RAM

Address

00_H

02_H

 04_{H}

 $06_{\rm H}$

 $\overline{08}_{H}$

 $0A_{H}$

 $0C_{\rm H}$

 $0E_{H}$

10_H

 $12_{\rm H}$

 $14_{\rm H}$

 $16_{\rm H}$ 18_{H}

 $1A_{\rm H}$

 $1C_{\rm H}$

 $1E_{\rm H}$

 S_0

B0


DISPLAY DATA RAM MAPPING


(2) COMMAND REGISTER 1

The "Command register 1" is used for setting "Duty ratio for timing signal", "Display control ON/OFF" and "Shifting display digits". When the upper 1 bit (B7) of the 1st word is "1", the lower 7 bits (B6 to B0) are recognized as command data, and stored in the "Command register 1". Note that changing the "Duty ratio" or "Shifting display digits" must be executed under the "Display control OFF", otherwise it may cause flickering. The contents of the "Command register 1" is initially set up at power-ON reset or reset signal, as shown below.

DEFAULT VALUES OF COMMAND REGISTER 1

- Duty ratio for timing signal : 2/16
- Display control ON/OFF : OFF :7
- Shifting display digits





MD2	MD1	MD0	Duty ratio for timing signal
0	0	0	2/16
0	0	1	4/16
0	1	0	6/16
0	1	1	8/16
1	0	0	10/16
1	0	1	12/16
1	1	0	14/16
1	1	1	15/16

DSP	Display control
0	OFF
1	ON

Note.)

When the "Display control is OFF" is set, all output pins become in display OFF state.

DE2	DE1	DE0	Shifting display digits
0	0	0	7
0	0	1	8
0	1	0	9
0	1	1	10
1	0	0	11
1	0	1	12
1	1	0	13
1	1	1	14

(3) COMMAND REGISTER 2

The "Command register 2" is used for setting the "Initial character address", which corresponds to the T_0 pin. When the upper 2 bits (B7 and B6) of the 1st word is "0,1", the lower 4 bits (B3 to B0) are recognized as command data, and stored in the "Command register 2". The contents of the "Command register 2" is initially set up at power-ON reset or reset signal, as shown below.

DEFAULT VALUES OF COMMAND REGISTER 2

• Initial character address : C1 (0,0,0,1)



*:don t care

DS3	DS2	DS1	DS0	Initial character address
0	0	0	0	C_0
0	0	0	1	C ₁
0	0	1	0	C_2
0	0	1	1	C ₃
0	1	0	0	C_4
0	1	0	1	C_5
0	1	1	0	C_6
0	1	1	1	C ₇
1	0	0	0	C_8
1	0	0	1	C ₉
1	0	1	0	C_{10}
1	0	1	1	C ₁₁
1	1	0	0	C ₁₂
1	1	0	1	C ₁₃
1	1	1	0	C_{14}
1	1	1	1	Prohibited

(4) DISPLAY SHIFT OPERATION

The display shift operation can be performed by changing the "Initial character address" of the "Command register 2". And, the number of digits for the display shift in the loop is determined by the "Shifting display digits" of the "Command register 1". In other words, shifting display area ranges from the "Initial character address" specified by the "Command register 2" to the last address designated by the "Command register 1".

The default value of the "Initial character address" is C_1 (0,0,0,1), as shown in the table of "Display data RAM". In addition, supposing that the value of the "Shifting display digits" is "N", the "Initial character address" must be set in the range between C_0 and C_N in order not to exceed the digit "N". Because the display shift operation doesn't apply to the addresses beyond the range of the digit "N", the display images, initially set, appear on these addresses. Just for reference, one character of display image is composed of 16 segments.

HOW TO SET LEFT DISPLAY SHIFT


The left display shift is carried out by incrementing the "Initial character address" gradually like C_2 , C_3 , C_4 , --- C_N . To the contrary, decrementing the address performs right display shift. The following description provides the example on how to set the left display shift, using alphanumeric display images such as "0", "1", "2", ---, "9", "A", "B", ---, and "E".

STEP1) Setting display images in the display data RAM

• Display RAM data


Character address	C_0	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈	C ₉	C ₁₀	C ₁₁	C ₁₂	C ₁₃	C ₁₄
Display image	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е

SETP2) Setting the "Initial character address" to C_2 and the "Shifting display digits N" to 12 (T_{11}).




In this setting, the display images of "2", "3",- - appear on the T_0 , T_1 , T_2 , - - T_{10} pins respectively, and the image "0" is on the T_{11} pin, which is assigned to the 12th character address. The display images "D" and "E" don't shift but remain on the T_{12} and T_{13} pins, assigned to the 13th and 14th characters respectively, because their character addresses are outside of the digit "N".

STEP3) Changing the "Initial character address" to C₃, and leaving the "Shifting display digits N" as 12 (T₁₁).



Shifting display digits






(5) SERIAL DATA TRANSMISSION

Communication between the **NJU3426** and MPU uses the serial data transmission with synchronous clock, and 8 bits serial data constitutes 1 word. Each bit on the SI pin is fetched at the rising edge of the serial clock (SCK), and the entire 8 bits are loaded as 1 word at the rising edge of the chip select (CSb).

During one communication, multiple words can be transferred continuously. The 1^{st} word must be either "Display data RAM address", "Command register 1" or "Command register 2". When the 1^{st} word is RAM address data, the 2^{nd} and ascending words must be display data. When it's the "Command register 1 or 2", the 2^{nd} and ascending words are ignored.



SERIAL DATA FOR THE 2ND AND ASCENDING WORDS

When the 1^{st} word is the "Display data RAM address", the 2^{nd} and ascending words must be display data. When the 1^{st} word is the "Command register 1 or 2", the 2^{nd} and ascending words are ignored.

ABSOLUTE MAXIMAM RATINGS

				(V _{ss} =0V, Ta=25°C)
PARAMETER	SYMBOL	RATINGS	UNIT	CONDITIONS
Operation voltage	V _{DD}	-0.3 to +7.0	V	
Input voltage	V _{IN}	-0.3 to V _{DD} +0.3	V	
VFD driving voltage	V _{FDP}	V_{DD} -45 to V_{DD} +0.3	V	Relative to V _{DD} .
"H" level output current	I _{OH1}	-15	mA	1 pin out of S_0 to S_{15} pins
	I _{OH2}	-35	mA	1 pin out of T_0 to T_{13} pins
"H" level Total output current	ΣI_{OH}	-100	mA	All output pins
"L" level output current	I _{OL}	20	mA	
"L" level Total output current	ΣI_{OL}	100	mA	All output pins
Operating temperature	Topr	-40 to 85	°C	
Storage temperature	Tstg	-55 to 125	°C	
Power dissipation	PD	T.B.D.	mW	QFP

Note 1): The LSI must be used inside of the "Absolute maximum ratings". Otherwise, an electrical or physical stress may cause permanent damage to the LSI.

Note 2): De-coupling capacitors for V_{DD} and V_{SS} and V_{FDP} and V_{SS} must be connected for stabble operation.

Note 3): The following voltage relation must be maintained; $V_{DD} > V_{SS} \ge V_{FDP}$, $V_{SS}=0$.

■ ELECTRICAL CHARACTERISTICS

• DC characteristics 1

-			$(V_{DD}=5.0V,$	$V_{SS}=0V$,	Ta=-40 to	o 85°C)
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating voltage	V _{DD}	V _{DD} terminal	4.5		5.5	V
"H" level input voltage	V_{IH}	XT, RSTb, CSb, SCK, SI terminals	$0.8V_{DD}$			v
"L" level input voltage	V _{IL}				$0.2V_{DD}$	v
Input off leak current	I _{IZ}	CSb, SCK, SI terminals V _{DD} =5.5V, V _I =0 or 5.5V			±1	μΑ
Display output current			$V_{\text{FDP}} = V_{\text{DD}} - 40 \text{V},$		mA	
Display output current	I _{OH}	$\begin{array}{c} T_{O} \text{ to } T_{13} \\ \text{terminals} \end{array} V_{OH} = V_{DD} - 2.5V$	-15			mA
Pull-Up resistance	R _{UR}	RSTb terminal, Ta= 25° C V _{DD} = 5.0 V, V _I =V _{SS}	140	200	260	kΩ
Pull-down resistance	R _{DST}	S_0 to S_{15} , T_0 to T_{13} terminals, $Ta=25^{\circ}C$ $V_{DD}=5.0V$, $V_I=V_{SS}$, $V_{FDP}=V_{DD}-40V$	70	120	200	kΩ
Display operating current	I _{DD}	V _{FDP} terminal V _{DD} =5.0V, V _{FDP} =V _{DD} -40V, Ceramic resonator:1MHz, All Segment/Timing output ON		10	15	mA

• DC characteristics 1

 $(V_{DD}=5.0V, V_{SS}=0V, Ta=-40 \text{ to } 85^{\circ}C)$

				• 33 0 • 9	1 u = 10 tt	,
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating oscillation frequency, External clock Input	$egin{array}{c} f_{XT,} \ f_{CL} \end{array}$	Fig. 1	0.8		3.5	MHz
External clock Input Rise time, Fall time	$t_{\rm CLH}, t_{\rm CLL}$	Fig. 1			20	ns
Serial input data setup time	t _{SIS}	Fig. 2	60			ns
Serial input data hold time	t _{SIH}	Fig. 2	10			ns
Serial clock frequency	f _{SCK}	Fig. 3			1.5	MH _Z
Serial clock interval time	t _{SCI}	Fig. 3	10			μs
Reset palse width	t _{RSTb}	Fig. 4	10			μs
Power rise time	t _R	Fig. 5	0.05		10	ms

• DC characteristics 2

(V_{DD}=3.3V, V_{SS}=0V, Ta=-40 to 85°C)


			$(v_{DD}-3.3v_{g})$, , , , , , , , , , , , , , , , , , , ,	1d = +0 it	, 05 C)
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating voltage	V _{DD}	V _{DD} terminal	3.0		3.6	V
"H" level input voltage	V _{IH}	XT, RSTb, CSb, SCK, SI terminals	$0.8V_{DD}$			V
"L" level input voltage	V _{IL}				$0.2V_{DD}$	v
Input off leak current	I _{IZ}	CSb, SCK, SI terminals V_{DD} =3.6V, V_I =0 or 3.6V			±1	μΑ
Display output current	T	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-2.2			mA
Display output current	I _{OH}	$T_0 \text{ to } T_{13}$ $V_{OH} = V_{DD} - 1.5V$ terminals	-5.5			mA
Pull-Up resistance	R _{UR}	RSTb terminal, Ta=25°C V _{DD} =3.0V, V _I =V _{SS}	140	200	260	kΩ
Pull-down resistance	R _{DST}	S_0 to S_{15} , T_0 to T_{13} terminals, $Ta=25^{\circ}C$ $V_{DD}=3.0V$, $V_I=V_{SS}$, $V_{FDP}=V_{DD}-40V$	70	120	200	kΩ
Display operating current	I _{DD}	V _{FDP} terminal V _{DD} =3.3V, V _{FDP} =V _{DD} -40V, Ceramic resonator:1MHz, All Segment/Timing output ON		10	15	mA

• AC characteristics 2

(V_{DD}=3.3V, V_{SS}=0V, Ta=-40 to 85°C)

				,,		/
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating oscillation frequency, External clock Input	$egin{array}{c} f_{XT,} \ f_{CL} \end{array}$	Fig. 1	0.8		2	MH_{Z}
External clock Input Rise time, Fall time	t_{CLH}, t_{CLL}	Fig. 1			20	ns
Serial input data setup time	t _{SIS}	Fig. 2	120			ns
Serial input data hold time	t _{SIH}	Fig. 2	20			ns
Serial clock frequency	f _{SCK}	Fig. 3			0.8	MH _Z
Serial clock interval time	t _{SCI}	Fig. 3	10			μs
Reset palse width	t _{RSTb}	Fig. 4	20			μs
Power rise time	t _R	Fig. 5	0.05		5	ms

NJU3426






Fig. 2







Fig. 3










APPLICATION CIRCUIT



[CAUTION]

[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.